Is there a reference somewhere where I can find out exactly what the 6502 internally on each cycle of an instruction?
i.e. a BRK is 7 cycles... what does it do on each cycle?
6502 instructions what happens in each cycle?
Moderator: Moderators
-
- The Most Noble Order of Denial
- Posts: 343
- Joined: Fri May 01, 2009 4:44 pm
- Mike
- Herr VC
- Posts: 4841
- Joined: Wed Dec 01, 2004 1:57 pm
- Location: Munich, Germany
- Occupation: electrical engineer
There's a good reference on AAY64.
Instruction set: http://unusedino.de/ec64/technical/aay/c64/bmain.htm
For BRK: http://unusedino.de/ec64/technical/aay/c64/bbrk.htm
with a click on Implied/Stack: http://unusedino.de/ec64/technical/aay/c64/addr21b.htm
... where cycle 3 (write Program Bank Register) is missing on the 6502, and 6510.
Greetings,
Michael
Instruction set: http://unusedino.de/ec64/technical/aay/c64/bmain.htm
For BRK: http://unusedino.de/ec64/technical/aay/c64/bbrk.htm
with a click on Implied/Stack: http://unusedino.de/ec64/technical/aay/c64/addr21b.htm
... where cycle 3 (write Program Bank Register) is missing on the 6502, and 6510.
Greetings,
Michael
-
- The Most Noble Order of Denial
- Posts: 343
- Joined: Fri May 01, 2009 4:44 pm
-
- The Most Noble Order of Denial
- Posts: 343
- Joined: Fri May 01, 2009 4:44 pm
Great my cycle exact emulator is actually doing something.
But I'm missing just a bit more info, that is exact cycle times for an Interrupt, Nmi, and Reset.
I'm guessing interrupt and NMI are same as BRK for now minus the B flag, and that reset will just immediatly load the reset vector.
Anyone know where this information could be?
But I'm missing just a bit more info, that is exact cycle times for an Interrupt, Nmi, and Reset.
I'm guessing interrupt and NMI are same as BRK for now minus the B flag, and that reset will just immediatly load the reset vector.
Anyone know where this information could be?